



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/538,563	06/15/2005	Edwin Rijpkema	NL021330	9446
65913	7590	03/05/2010	EXAMINER	
NXP, B.V. NXP INTELLECTUAL PROPERTY & LICENSING M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			KAO, JUTAI	
			ART UNIT	PAPER NUMBER
			2473	
			NOTIFICATION DATE	DELIVERY MODE
			03/05/2010	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Office Action Summary	Application No. 10/538,563	Applicant(s) RIJPKEMA, EDWIN	
	Examiner JUTAI KAO	Art Unit 2473	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 16 October 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1,4-6,9-16 and 19-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1,4-6,9-16 and 19-26 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendment

Amendments filed on 10/16/2009 cures the informalities addressed in the previous claim objections. Corresponding claim objections are withdrawn. These amendments also change the scopes of the previously presented claims. New grounds of rejections using previously cited references are included in this office action. The action is made FINAL as necessitated by the amendments.

Response to Arguments

1. Applicant's arguments filed 1, 4-6, 9-16 and 19-21 have been fully considered but they are not persuasive.

The applicant "submits that the feature of sending a frame to an outgoing link as suggested by Chiussi is not a reservation of the outgoing link, but rather actual use of the outgoing link" (see page 11 of applicant's remark). However, Chiussi not only disclose the reservation by the sending of the frames, Chiussi also discloses the use of the PWS scheduler to send the frames (see , e.g. paragraph [0005] and Fig. 4). By scheduling the transmission of the frames, a reservation of the outgoing link must be made beforehand, as suggested by the term "scheduling". Therefore, Chiussi does indeed teach the reservation of the outgoing link.

The applicant has also amended the claim to include the feature of "such that no best effort data is sent to the same data switch input as the guaranteed throughput data". The applicant further states that Chiussi shows the BE and GB flows going to the

Art Unit: 2473

same outgoing link, which the applicant claims to be shown by reference numeral 203 in Fig. 2, towards the input of the switch fabric. However, as shown in Fig. 2, the switch fabric 250 is part of the communication switch 101-1, also shown in Fig. 1. Thus, as shown in Fig. 5, within the communication link interface 200-1, the GB flows and BE flows are sent to different flow queue inputs 502 of the switch 101-1. Therefore, no best effort data is sent to the same data switch input as the guaranteed throughput data when the data switch input is considered as the flow queue inputs 502 of Fig. 5 within the communication link interface 200-1 of Fig. 2.

The applicant then argues that Dell does not disclose the feature of “at least one guaranteed throughput input buffer selectively coupled to at least one data switch input by the combined control means” such that the “scheduler” shown in Fig. 10 does not “selectively couples” the data switch input with the guaranteed throughput buffer. However, whether the “S” shown in Fig. 10 is a selector or a scheduler, the claimed feature is shown nonetheless, since, even if the “S” shown in the figure is a scheduler, each of the queues are only logically coupled to the switch when the queue is being scheduled to send the frame to the switch. When the queue is not scheduled to send to the switch, the queue can be considered as being logically disconnected from the switch. Therefore, the disclosure in Dell does indeed teach what is being claimed.

Next, on page 13 of the applicant’s remark, the applicant argues that Chiussi and Dell does not disclose the claim limitation of storing “only one unit of guaranteed throughput data at a time” by arguing that Dell discloses the use of FIFO queues to indicate the ability to store multiple packets. However, as shown in the previous

Art Unit: 2473

rejection, each of the queues in Chiussi stores a single flow of data (see Fig. 5 of Chiussi, wherein each flow queue 502 only carries one GB flow). Therefore, whether the flow queues are FIFO queues capable of carrying multiple packets or not, these queues only carry "one" flow, wherein the "unit of guaranteed throughput data" being the "number of flows of guaranteed throughput data". The claim does not limit the "unit" being "the number of packets" as suggested by the argument; therefore, "the number of flows of guaranteed throughput data" is considered as a unit and perfectly reads on the claim language.

The applicant then argues the combinability of Chiussi and Moore's invention of Chiussi's switching device and Moore's window-based flow mechanism. The applicant then argues that "Moore does not disclose how its window-based method of providing contention free guaranteed throughput scheduling could be applied to the weighted-round robin schedulers described in Chiussi. However, the rejection does not require the combination of the weighted round robin schedulers and the window-based method. Chiussi describes a weighted-round robin scheduler that by definition is contention-free as the scheduling of transmission follows a round-robin scheme. Chiussi does not explicitly describe the contention-free feature of its schedulers. Therefore, Moore is included to simply teach that methods exist for providing contention free data flows. For example, the applicant cited the paragraph [0003] of Moore that states "TCP automatically provisions an equal amount (a fair share) of the link bandwidth among all the flows"; such provisioning provides contention-free guaranteed bandwidth flows since all flows are provisioned their fair share of the link bandwidth. The window-based flow

Art Unit: 2473

mechanism is simply another method disclosed by Moore to allow contention free guaranteed flows that does not need to be combined with Chiussi to teach the claimed contention free guaranteed bandwidth flows.

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1, 4, 22-23 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chiussi (US 2003/0142624) in view of Moore (US 2004/0136370) and Dell (US 2002/0085578).

Chiussi discloses a method for integrating guaranteed-bandwidth and best-effort traffic in a packet network including the following features.

Regarding claim 1, a data switching device (see device 101-1 in Fig. 2) comprising an incoming stream of guaranteed throughput data (see Flow gb1 402 in Fig. 4); an incoming stream of best effort data (see flow be1 405 in Fig. 4); data switch inputs (see input links 201-1 to 201-s in Fig. 2) for guaranteed throughput and best effort data (see Fig. 5, which shows the incoming Guaranteed Bandwidth (GB) flows 402 and Best Effort (BE) flows 405); data switch outputs (see output links 204 by the switch fabric 250 in Fig. 2), a data switch interconnecting the data switch inputs and data switch outputs (see data switch 101-1, switching via the I/O switch fabric 250 in

Art Unit: 2473

Fig. 2), combined control means (see combined scheduling means shown in Fig. 4) for controlling data scheduling of the incoming streams to the data switch such that the best effort data scheduling is based on a contention free guaranteed throughput scheduling (see “serves the BE aggregate only after having granted to the GB aggregate the sum of the guaranteed service shares of the allocated GB flows” recited in paragraph [0040]); guaranteed throughput control means coupled for controlling a guaranteed throughput data scheduling (see PWS 401 in Fig. 4) to schedule the guaranteed data in one step (see Fig. 4, where the GB flows gets scheduled by only going through the PWS scheduling step 401), wherein the one step comprises at least a one of a reservation of at least one data switch input and a reservation of at least one data switch output (see Fig. 4, where the PWS puts the GB flow within the subframe 407, and sending the frame to the outgoing link, thus reserving an output link for the GB flow) such that no best effort data is sent to the same data switch input as the guaranteed throughput data (as shown in Fig. 2, the switch fabric 250 is part of the communication switch 101-1, also shown in Fig. 1. Thus, as shown in Fig. 5, within the communication link interface 200-1, the GB flows and BE flows are sent to different flow queue inputs 502 of the switch 101-1. Therefore, no best effort data is sent to the same data switch input as the guaranteed throughput data when the data switch input is considered as the flow queue inputs 502 of Fig. 5 within the communication link interface 200-1 of Fig. 2), and best effort control means coupled for controlling a best effort data scheduling (see SWS 404 in Fig. 4); and at least one guaranteed throughput input buffer coupled to at least one data switch input (see flow queues 502 in Fig. 5) by the combined control

Art Unit: 2473

means; wherein the at least one guaranteed throughput input buffer is configured to store only one unit of guaranteed throughput data at a time (see Fig. 5, where each flow queue 502 only carries one GB flow).

Regarding claim 4, wherein the data-switching device has one and the same output buffer both for collecting guaranteed throughput and best effort data (see packet RAM 607 in Fig. 6, which carries all packets to be transmitted by the packet transmitter 601, including both the GB and BE flows, as recited in paragraph [0048]).

Regarding claim 22, characterized in that the best effort scheduling is performed after the guaranteed throughput scheduling (see “serves the BE aggregate only after having granted to the GB aggregate the sum of the guaranteed service shares of the allocated GB flows” recited in paragraph [0040]; or see “first...the PWS 401 fulfills the bandwidth requirements of the GB flows” and “second...the PWS 401 distributes fair service to the plurality of BE flows” recited in paragraph [00043]).

Regarding claim 23, wherein the best effort data scheduling takes one or more multiples of three steps, including the steps: request, grant and accept (see “the single WRR scheduler grants 0.66 r to the GB flow that remains backlogged, while each BE flow gets 1.66% of the capacity of the server...” recited in paragraph [0039], which shows how the WRR scheduler grants 1.66% of the capacity to the BE flows).

Regarding claim 26, wherein the best effort control means (see communication link interface 200-1 in Fig. 2, which includes control for both GB and BE traffics as shown in Fig. 4) is further configured to disable best effort requests corresponding to a data switch output to which the guaranteed throughput data is transferred for a frame

Art Unit: 2473

during which the guaranteed throughput data is transferred through the data switch (see Fig. 5, best effort requests are always limited to the data switch outputs of the flow queues 505s (which are within the data switch 101-1 and thus considered “a data switch output”) only and are disabled through the inputs of flow queues 502s).

Chiussi does not specifically disclose the following features: regarding claims 1, wherein the guaranteed throughput scheduling is contention free; and wherein at least one guaranteed throughput input buffer is **selectively** coupled to the at least one data switch input by the combined control means.

Moore discloses a system for per flow guaranteed throughput, multiple TCP flow bandwidth provisioning including the following features.

Regarding claims 1, wherein the guaranteed throughput scheduling is contention free (see guaranteed throughput...eliminates...contention” recited in paragraph [0004]).

Dell discloses a three-stage switch fabric with buffered crossbar devices including the following features.

Regarding claim 1, wherein at least one guaranteed throughput input buffer is **selectively** coupled to the at least one data switch input by the combined control means (see Fig. 10, wherein the input buffers, which may include guaranteed throughput input buffers as shown by Chiussi and mentioned in paragraph [0106] of Dell, in the 1st stage block being selectively connected to the 2nd switch crossbar switch by the selector/scheduler shown as the circled “S” in the 1st stage block; as for the example of Fig. 10, the second queue is currently being selected).

It would have been obvious to one of the ordinary skill in the art at the time of the invention to modify the system of Chiussi using features, as taught by Moore, in order to provide “bandwidth, throughput, and/or goodput provisioning of multiple TCP flows across shared links” and to obviate “the need for congestion signaling” (see Moore, paragraph [0004]) and in order to provide scheduling based on the QoS (see “Queue Structures, QoS Schedulers” section under paragraph [0105] of Dell).

3. Claims 5-6 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chiussi (US 2003/0142624) in view of Moore (US 2004/0136370).

Chiussi discloses a method for integrating guaranteed-bandwidth and best-effort traffic in a packet network including the following features.

Regarding claim 5, a data switching method (see switch fabric 250 in Fig. 2), comprising: scheduling, in one step (see Fig. 4, where the GB flows gets scheduled by only going through the PWS scheduling step 401), guaranteed throughput data for switching (see Fig. 4, which schedules both GB and BE flows using primary and secondary weighted-round-robin schedulers (PWS and SWS) 401 and 404), wherein the one step comprises a reservation of inputs and/or outputs (see Fig. 4, where the PWS puts the GB flow within the subframe 407, and sending the frame to the outgoing link, thus reserving an output link for the GB flow) such that no best effort data is sent to the same data switch input as the guaranteed throughput data (as shown in Fig. 2, the switch fabric 250 is part of the communication switch 101-1, also shown in Fig. 1. Thus, as shown in Fig. 5, within the communication link interface 200-1, the GB flows and BE

Art Unit: 2473

flows are sent to different flow queue inputs 502 of the switch 101-1. Therefore, no best effort data is sent to the same data switch input as the guaranteed throughput data when the data switch input is considered as the flow queue inputs 502 of Fig. 5 within the communication link interface 200-1 of Fig. 2), and best effort control means coupled for controlling a best effort data scheduling (see SWS 404 in Fig. 4); and scheduling best effort data for switching, wherein the best effort data scheduling is based on a contention free guaranteed data scheduling (see “serves the BE aggregate only after having granted to the GB aggregate the sum of the guaranteed service shares of the allocated GB flows” recited in paragraph [0040]).

Regarding claim 6, characterized in that the best effort scheduling is performed after the guaranteed throughput scheduling (see “serves the BE aggregate only after having granted to the GB aggregate the sum of the guaranteed service shares of the allocated GB flows” recited in paragraph [0040]; or see “first...the PWS 401 fulfills the bandwidth requirements of the GB flows” and “second...the PWS 401 distributes fair service to the plurality of BE flows” recited in paragraph [00043]).

Regarding claim 9, wherein the best effort data scheduling takes one or more multiples of three steps, including the steps: request, grant and accept (see “the single WRR scheduler grants 0.66 r to the GB flow that remains backlogged, while each BE flow gets 1.66% of the capacity of the server...” recited in paragraph [0039], which shows how the WRR scheduler grants 1.66% of the capacity to the BE flows).

Chiussi does not specifically disclose the following features: regarding claim 5, wherein the guaranteed throughput scheduling is contention free.

Moore discloses a system for per flow guaranteed throughput, multiple TCP flow bandwidth provisioning including the following features.

Regarding claim 5, wherein the guaranteed throughput scheduling is contention free (see guaranteed throughput...eliminates...contention" recited in paragraph [0004]).

It would have been obvious to one of the ordinary skill in the art at the time of the invention to modify the system of Chiussi using features, as taught by Moore, in order to provide "bandwidth, throughput, and/or goodput provisioning of multiple TCP flows across shared links" and to obviate "the need for congestion signaling" (see Moore, paragraph [0004]).

4. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chiussi (US 2003/0142624) in view and Moore (US 2004/0136370) as applied to claim 9 above, and further in view of Hill (US 2003/0035422).

Chiussi in view of Moore disclose the claimed limitations as described above.

Chiussi and Moore do not disclose the following features: regarding claim 9, wherein a contention resolution for said best effort data scheduling is based on bipartite graph matching.

Hill discloses a packet switching method including the following features.

Regarding claim 10, wherein a contention resolution for said best effort data scheduling is based on bipartite graph matching (see "scheduling of connectionless, best-effort packets ...based on maximum size and maximum weight bipartite graph matching algorithms" as recited in paragraph [0003]).

It would have been obvious to one of the ordinary skill in the art at the time of the invention to further modify the system of Chiussi and Moore using features, as taught by Hill, in order to create conflict-free connections between inputs and outputs of each timeslot (recited in Hill, paragraph [0003]).

5. Claims 11-16 and 19-21 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Kawarai (US 2001/0033581) in views of Chiussi, Moore and Dell.

Kawarai discloses a packet switch, scheduling device, drop control circuit, multicast control circuit and QoS control device including the following features.

Regarding claim 11, a data switching device (see device shown in Fig. 1 and 4): a switching matrix to switch data from a plurality of inputs to a plurality of outputs (see switch 16 in Fig. 1); a plurality of multiplexers coupled to the plurality of inputs of the switching matrix (see multiplexer in the plurality of input buffer sections 12, which is connected to the matrix switch 16 as shown in Fig. 4); a plurality of best effort input buffers coupled as inputs to the plurality of multiplexers, each of the best effort input buffers to store best effort data (see Fig. 6, bottom queue within input buffer section 12 carries best effort class traffic); a guaranteed throughput input buffer coupled as another input to a first multiplexer of the plurality of multiplexers, the guaranteed throughput input buffer to store guaranteed throughput data (see Fig. 6, top queue within input buffer section 12 carries band guaranteed class traffic); and combined scheduling means coupled to the plurality of multiplexers (see scheduling sections 25 connected to the multiplexers, as shown in Fig. 4), the combined scheduling control means

Art Unit: 2473

comprising: guaranteed throughput control means and best effort control means (see the scheduling and selected line management in scheduler section 25 connected separately to the bandwidth guaranteed traffic and the best effort traffic).

Regarding claim 12, a plurality of output buffers coupled to the plurality of outputs of the switching matrix (see output buffers 18 connected to the output of the switching matrix 16, as shown in Fig. 1), wherein each output buffer is configured to collect both guaranteed throughput and best effort data (see output buffer 18 accepting data of QoS 1-4 in Fig 1, wherein the QoS classes 1-4 include band guaranteed class and best effort class).

Kawarai does not explicitly disclose the following features: regarding claim 11, wherein the combined scheduling control means comprises: guaranteed throughput control means to schedule the guaranteed throughput data in one step, wherein the one step comprises at least a one of a reservation of at least one data switch input and a reservation of at least one data switch output such that no best effort data is sent to the same data switch input as the guaranteed throughput data, for transfer through the switching matrix to one of the plurality of outputs of the switching matrix; and best effort control means to schedule the best effort data for transfer through the switching matrix to another one of the plurality of outputs of the switching matrix, wherein the best effort control means to selectively fill said best effort input buffers with best effort data and schedule the best effort data based on a contention free guaranteed throughput scheduling; regarding claim 13, wherein the guaranteed throughput input buffer is configured to store only one unit of guaranteed throughput data at a time; regarding

Art Unit: 2473

claim 14, wherein the best effort control means is further configured to disable best effort requests corresponding to the input of the switching matrix to which the first multiplexer is coupled for a frame during which the guaranteed throughput data is transferred through the switching matrix; regarding claim 15, wherein the best effort control means is further configured to disable best effort requests corresponding to the output of the switching matrix to which the guaranteed throughput data is transferred for a frame during which the guaranteed throughput data is transferred through the switching matrix; regarding claim 16, wherein the best effort control means is further configured to schedule the best effort data after the guaranteed throughput control means schedules the guaranteed throughput data; regarding claim 19, wherein the best effort control means is further configured to schedule the best effort data and three steps, wherein the three steps comprises a request step, a grant step, and an accept step; regarding claim 20, wherein the best effort control means is further configured to schedule the best effort data using multiples of the three steps; regarding claim 21, the data switching device further comprises a plurality of demultiplexers coupled to the plurality of best effort input buffers, wherein a first demultiplexer of the plurality of demultiplexers is also coupled to guaranteed throughput input buffer, wherein the first demultiplexer is configured to distribute data from an incoming data stream to a corresponding best effort input buffer or the guaranteed throughput input buffer;

Chiussi discloses a method for integrating guaranteed-bandwidth and best-effort traffic in a packet network including the following features

Regarding claim 11, guaranteed throughput control means (see PWS 401 in Fig. 4) to schedule the guaranteed throughput data in one step, wherein the one step (see Fig. 4, where the GB flows gets scheduled by only going through the PWS scheduling step 401), wherein the one step comprises at least a one of a reservation of at least one data switch input and a reservation of at least one data switch output (see Fig. 4, where the PWS puts the GB flow within the subframe 407, and sending the frame to the outgoing link, thus reserving an output link for the GB flow) such that no best effort data is sent to the same data switch input as the guaranteed throughput data (as shown in Fig. 2, the switch fabric 250 is part of the communication switch 101-1, also shown in Fig. 1. Thus, as shown in Fig. 5, within the communication link interface 200-1, the GB flows and BE flows are sent to different flow queue inputs 502 of the switch 101-1. Therefore, no best effort data is sent to the same data switch input as the guaranteed throughput data when the data switch input is considered as the flow queue inputs 502 of Fig. 5 within the communication link interface 200-1 of Fig. 2), for transfer (see flow gb1-gbV 402 in Fig. 4) through the switching matrix (see switch fabric 250 in Fig. 2) to one of the plurality of outputs of the switching matrix (see link 204 connecting to the communication link interface 200-j); and best effort control means (see SWS 404 in Fig. 4) to schedule the best effort data (see Flow be1-beU 405 in Fig. 4) for transfer through the switching matrix (see switch fabric 250 in Fig. 2) to another one of the plurality of outputs of the switching matrix (see link 204 connecting to the communication link interface 200-s; that is, the schedulers shown in Fig. 4 are part of the communication link interfaces 200-1 through 200-i, as shown in Fig. 6; and as shown in Fig. 4, each of

Art Unit: 2473

the scheduler outputs frames including both the guaranteed flow and the best effort flow; the outputs of the communication link interfaces are then sent to the switch fabric 250 and output to the plurality of outputs of the switch fabric, shown by links 204, since each of these outputs include both the guaranteed flow and the best effort flows, therefor, the guaranteed throughput data is transfer to one of the plurality of outputs of the switching matrix and the best effort data is transfer to the same output of the switching matrix as well as all other outputs of the switching matrix), wherein the best effort control means is further configured to schedule the best effort data based on a contention free guaranteed throughput scheduling (see “serves the BE aggregate only after having granted to the GB aggregate the sum of the guaranteed service shares of the allocated GB flows” recited in paragraph [0040]).

Regarding claim 13, wherein the guaranteed throughput input buffer is configured to store only one unit of guaranteed throughput data at a time (see Fig. 5, where each flow queue 502 only carries one GB flow).

Regarding claim 16, characterized in that the best effort scheduling is performed after the guaranteed throughput scheduling (see “serves the BE aggregate only after having granted to the GB aggregate the sum of the guaranteed service shares of the allocated GB flows” recited in paragraph [0040]; or see “first...the PWS 401 fulfills the bandwidth requirements of the GB flows” and “second...the PWS 401 distributes fair service to the plurality of BE flows” recited in paragraph [00043]).

Regarding claim 21, the data switching device further comprises a plurality of demultiplexers (see demultiplexers in input buffer sections 12 in Fig. 4) coupled to the

Art Unit: 2473

plurality of best effort input buffers, wherein a first demultiplexer of the plurality of demultiplexers is also coupled to guaranteed throughput input buffer, wherein the first demultiplexer is configured to distribute data from an incoming data stream to a corresponding best effort input buffer or the guaranteed throughput input buffer (see demultiplexer in Fig. 4, which distributes data into the queue sections 0-M and as shown in Fig. 6, divide the data into band guaranteed class and the best effort class).

Moore discloses a system for per flow guaranteed throughput, multiple TCP flow bandwidth provisioning including the following features.

Regarding claims 11, wherein the guaranteed throughput scheduling is contention free (see guaranteed throughput...eliminates...contention" recited in paragraph [0004]).

Dell discloses a three-stage switch fabric with buffered crossbar devices including the following features.

Regarding claim 11, wherein the best effort control means selectively fill said best effort input buffers with best effort data (see Fig. 10, wherein the input buffers, which may include best effort input buffers as shown by Chiussi and mentioned in paragraph [0106] of Dell, in the 1st stage block being selectively fills one of the input queues in step 2 of Fig. 10, in the example of the figure, the second queue is currently being selected to be filled).

Regarding claim 14, wherein the best effort control means is further configured to disable best effort requests corresponding to the input of the switching matrix to which the first multiplexer is coupled for a frame during which the guaranteed throughput data

Art Unit: 2473

is transferred through the switching matrix (see "...at most one bid from each input device, to determine which bids to grant...The bid arbitration...follows the rule...contending bids with lower priority...are rejected in favor of those with higher priority" recited in paragraph [0154], wherein the best effort data is considered lower priority than guaranteed bandwidth data; also see Fig. 18 showing that bids include both inputs and outputs of the crossbar, or switching matrix).

Regarding claim 15, wherein the best effort control means is further configured to disable best effort requests corresponding to the output of the switching matrix to which the guaranteed throughput data is transferred for a frame during which the guaranteed throughput data is transferred through the switching matrix (see "...at most one bid from each input device, to determine which bids to grant...The bid arbitration...follows the rule...contending bids with lower priority...are rejected in favor of those with higher priority" recited in paragraph [0154], wherein the best effort data is considered lower priority than guaranteed bandwidth data; also see Fig. 18 showing that bids include both inputs and outputs of the crossbar, or switching matrix).

Regarding claim 19, wherein the best effort control means is further configured to schedule the best effort data and three steps, wherein the three steps comprises a request step (see "a bid" recited in paragraph [0008]), a grant step (see "arbitrator determines whether to accept (i.e., grant)" recited in paragraph [0008]), and an accept step (see "If a bid is accepted, then a connection is eventually established" recited in paragraph [0008]).

Regarding claim 20, wherein the best effort control means is further configured to schedule the best effort data using multiples of the three steps (see paragraph [0008] explaining how each connection is scheduled using the three step of bid, grant, connect steps; thus multiple bids would be processed by the multiple of the three steps).

It would have been obvious to one of the ordinary skill in the art at the time of the invention to modify the system of Kawarai using features, as taught by Chiussi and Moore, in order to ensure that all guaranteed bandwidth flows could be transmitted while meeting the resource requirements and in order to provide “bandwidth, throughput, and/or goodput provisioning of multiple TCP flows across shared links” and to obviate “the need for congestion signaling” (see Moore, paragraph [0004]) and in order to provide scheduling based on the QoS (see “Queue Structures, QoS Schedulers” section under paragraph [0105] of Dell).

6. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chiussi in view Moore and Dell as applied to claim 1 above, and further in view of Hill (US 2003/0035422).

Chiussi in view of Dell and Moore disclose the claimed limitations as described above.

Chiussi, Dell and Moore do not disclose the following features: regarding claim 1, wherein a contention resolution for said best effort data scheduling is based on bipartite graph matching.

Hill discloses a packet switching method including the following features.

Art Unit: 2473

Regarding claim 10, wherein a contention resolution for said best effort data scheduling is based on bipartite graph matching (see “scheduling of connectionless, best-effort packets ...based on maximum size and maximum weight bipartite graph matching algorithms” as recited in paragraph [0003]).

It would have been obvious to one of the ordinary skill in the art at the time of the invention to further modify the system of Chiussi, Moore and Dell using features, as taught by Hill, in order to create conflict-free connections between inputs and outputs of each timeslot (recited in Hill, paragraph [0003]).

7. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chiussi in view of Dell and Moore as applied to claim 1 above, and further in view of Kawai.

Chiussi in view of Dell and Moore disclose the claimed limitations as described above.

Chiussi also discloses the following features.

Regarding claim 25, wherein the best effort control means (see communication link interface 200-1 in Fig. 2, which includes control for both GB and BE traffics as shown in Fig. 4) is further configured to disable best effort requests corresponding to a data switch input during which the guaranteed throughput data is transferred through the data switch (see Fig. 5, best effort requests are always limited to the data switch inputs of the flow queues 505s (which are within the data switch 101-1 and thus considered “a data switch output”) only and are disabled through the inputs of flow queues 502s).

Chiussi, Dell and Moore do not explicitly disclose the following features: wherein a data switch input is coupled to a multiplexer.

Kawarai discloses a packet switch, scheduling device, drop control circuit, multicast control circuit and QoS control device including the following features.

Regarding claim 25, wherein a data switch input is coupled to a multiplexer (see Fig. 4, wherein the input buffers 12 of the data switch are coupled to a multiplexer).

It would have been obvious to one of the ordinary skill in the art at the time of the invention to modify the system of Chiussi, Dell and Moore using features, as taught by Kawarai, in order to provide a single aggregate stream (of the parallel links 201-1 through 201-r delivered to the communication link interface 200-1 as shown in Fig. 2 of Chiussi) to the switching fabric.

Conclusion

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2473

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JUTAI KAO whose telephone number is (571)272-9719. The examiner can normally be reached on Monday ~Friday 7:30 AM ~5:00 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kwang Yao can be reached on (571)272-3182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ju-Tai Kao

/Ju-Tai Kao/
Acting Examiner of Art Unit 2473

Application/Control Number: 10/538,563

Page 23

Art Unit: 2473

/Hanh Nguyen/

Primary Examiner, Art Unit 2473